# COMP3710, Special Topics Computer Microarchitecture

**Convener: Shoaib Akram** 

## Agenda

#### Storage technologies and trends

- Locality of reference
- Caching in the memory hierarchy

## **Random-Access Memory (RAM)**

#### Key features

- RAM is traditionally packaged as a chip.
- Basic storage unit is normally a cell (one bit per cell).
- Multiple RAM chips form a memory.

#### RAM comes in two varieties:

- SRAM (Static RAM)
- DRAM (Dynamic RAM)



### **RAM View**

Byte addressable (random access, contrast with cassette)



- Takes the same amount of time to read any (random) byte
  - We will refine this view shortly



### **SRAM vs DRAM Summary**

	Trans. per bit	Access time	Needs refresh?	Needs EDC?	Cost	Applications
SRAM	4 or 6	1X	No	Maybe	100x	Cache memories
DRAM	1	10X	Yes	Yes	1X	Main memories, frame buffers

### **Nonvolatile Memories**

- DRAM and SRAM are volatile memories
  - Lose information if powered off.
- Nonvolatile memories retain value even if powered off
  - Read-only memory (ROM): programmed during production
  - Programmable ROM (PROM): can be programmed once
  - Eraseable PROM (EPROM): can be bulk erased (UV, X-Ray)
  - Electrically eraseable PROM (EEPROM): electronic erase capability
  - Flash memory: EEPROMs. with partial (block-level) erase capability
    - Wears out after about 100,000 erasings
- Uses for Nonvolatile Memories
  - Firmware programs stored in a ROM (BIOS, controllers for disks, network cards, graphics accelerators, security subsystems,...)
  - Solid state disks (replace rotating disks in thumb drives, smart phones, mp3 players, tablets, laptops,...)
  - Disk caches

### Traditional Bus Structure Connecting CPU and Memory

- A bus is a collection of parallel wires that carry address, data, and control signals.
- Buses are typically shared by multiple devices.



## Memory Read Transaction (1)

CPU places address A on the memory bus.



## Memory Read Transaction (2)

Main memory reads A from the memory bus, retrieves word x, and places it on the bus.



## Memory Read Transaction (3)

CPU read word x from the bus and copies it into register %rax.



## Memory Write Transaction (1)

CPU places address A on bus. Main memory reads it and waits for the corresponding data word to arrive.



### **Memory Write Transaction (2)**

CPU places data word y on the bus.



## Memory Write Transaction (3)

Main memory reads data word y from the bus and stores it at address A.



### What's Inside A Disk Drive?



Image courtesy of Seagate Technology

## I/O Bus



## **Reading a Disk Sector (1)**

**CPU** chip



## **Reading a Disk Sector (2)**

**CPU** chip



## **Reading a Disk Sector (3)**

**CPU** chip



## Solid State Disks (SSDs)



- Pages: 512B to 4KB, Blocks: 32 to 128 pages
- Data read/written in units of pages.
- Page can be written only after its block has been erased
- A block wears out after about 100,000 repeated writes.

## **SSD Performance Characteristics**

Sequential read tput	550 MB/s	Sequential write tput	470 MB/s
Random read tput	365 MB/s	Random write tput	303 MB/s
Avg seq read time	50 us	Avg seq write time	60 us

#### Sequential access faster than random access

- Common theme in the memory hierarchy
- Random writes are somewhat slower
  - Erasing a block takes a long time (~1 ms)
  - Modifying a block page requires all other pages to be copied to new block
  - In earlier SSDs, the read/write gap was much larger.

## **SSD Tradeoffs vs Rotating Disks**

#### Advantages

• No moving parts  $\rightarrow$  faster, less power, more rugged

#### Disadvantages

- Have the potential to wear out
  - Mitigated by "wear leveling logic" in flash translation layer
  - E.g. Intel SSD 730 guarantees 128 petabyte (128 x 10<sup>15</sup> bytes) of writes before they wear out
- In 2015, about 30 times more expensive per byte

### Applications

- MP3 players, smart phones, laptops
- Beginning to appear in desktops and servers

### **The CPU-Memory Gap**

The gap widens between DRAM, disk, and CPU speeds.



### Locality to the Rescue!

The key to bridging this CPU-Memory gap is a fundamental property of computer programs known as locality

## Today

- Storage technologies and trends
- Locality of reference
- Caching in the memory hierarchy

## Locality

Principle of Locality: Programs tend to use data and instructions with addresses near or equal to those they have used recently

#### Temporal locality:

 Recently referenced items are likely to be referenced again in the near future

### Spatial locality:

 Items with nearby addresses tend to be referenced close together in time





### **Locality Example**

```
sum = 0;
for (i = 0; i < n; i++)
    sum += a[i];
return sum;
```

#### Data references

- Reference array elements in succession (stride-1 reference pattern).
- Reference variable sum each iteration.

#### Instruction references

- Reference instructions in sequence.
- Cycle through loop repeatedly.

Spatial locality Temporal locality Spatial locality Temporal locality

## **Qualitative Estimates of Locality**

- Claim: Being able to look at code and get a qualitative sense of its locality is a key skill for a professional programmer.
- Question: Does this function have good locality with respect to array a?

```
int sum_array_rows(int a[M][N])
{
    int i, j, sum = 0;
    for (i = 0; i < M; i++)
        for (j = 0; j < N; j++)
            sum += a[i][j];
    return sum;
}</pre>
```

### **Locality Example**

Question: Does this function have good locality with respect to array a?

```
int sum_array_cols(int a[M][N])
{
    int i, j, sum = 0;
    for (j = 0; j < N; j++)
        for (i = 0; i < M; i++)
            sum += a[i][j];
    return sum;
}</pre>
```

### **Memory Hierarchies**

- Some fundamental and enduring properties of hardware and software:
  - Fast storage technologies cost more per byte, have less capacity, and require more power (heat!).
  - The gap between CPU and main memory speed is widening.
  - Well-written programs tend to exhibit good locality.
- These fundamental properties complement each other beautifully.
- They suggest an approach for organizing memory and storage systems known as a memory hierarchy.

## Today

- Storage technologies and trends
- Locality of reference
- Caching in the memory hierarchy



### Caches

 Cache: A smaller, faster storage device that acts as a staging area for a subset of the data in a larger, slower device.

- Fundamental idea of a memory hierarchy:
  - For each k, the faster, smaller device at level k serves as a cache for the larger, slower device at level k+1.

#### Why do memory hierarchies work?

- Because of locality, programs tend to access the data at level k more often than they access the data at level k+1.
- Thus, the storage at level k+1 can be slower, and thus larger and cheaper per bit.
- Big Idea: The memory hierarchy creates a large pool of storage that costs as much as the cheap storage near the bottom, but that serves data to programs at the rate of the fast storage near the top.

### **General Cache Concepts**



### **General Cache Concepts: Hit**



Data in block b is needed

Block b is in cache: Hit!

### **General Cache Concepts: Miss**



Data in block b is needed

Block b is not in cache: Miss!

Block b is fetched from memory

#### Block b is stored in cache

- Placement policy: determines where b goes
- Replacement policy: determines which block gets evicted (victim)

## General Caching Concepts: Types of Cache Misses

### Cold (compulsory) miss

Cold misses occur because the cache is empty.

### Conflict miss

- Most caches limit blocks at level k+1 to a small subset (sometimes a singleton) of the block positions at level k.
  - E.g. Block i at level k+1 must be placed in block (i mod 4) at level k.
- Conflict misses occur when the level k cache is large enough, but multiple data objects all map to the same level k block.
  - E.g. Referencing blocks 0, 8, 0, 8, 0, 8, ... would miss every time.

#### Capacity miss

 Occurs when the set of active cache blocks (working set) is larger than the cache.

### **Examples of Caching in the Mem. Hierarchy**

Cache Type	What is Cached?	Where is it Cached?	Latency (cycles)	Managed By
Registers	4-8 bytes words	CPU core	0	Compiler
TLB	Address translations	On-Chip TLB	0	Hardware MMU
L1 cache	64-byte blocks	On-Chip L1	4	Hardware
L2 cache	64-byte blocks	On-Chip L2	10	Hardware
Virtual Memory	4-KB pages	Main memory	100	Hardware + OS
Buffer cache	Parts of files	Main memory	100	OS
Disk cache	Disk sectors	Disk controller	100,000	Disk firmware
Network buffer cache	Parts of files	Local disk	10,000,000	NFS client
Browser cache	Web pages	Local disk	10,000,000	Web browser
Web cache	Web pages	Remote server disks	1,000,000,000	Web proxy server

### **Summary**

- The speed gap between CPU, memory and mass storage continues to widen.
- Well-written programs exhibit a property called *locality*.
- Memory hierarchies based on *caching* close the gap by exploiting locality.



### **General Cache Concept**



### **Cache Memories**

- Cache memories are small, fast SRAM-based memories managed automatically in hardware
  - Hold frequently accessed blocks of main memory
- CPU looks first for data in cache
- Typical system structure:



## General Cache Organization (S, E, B)



#### Australian National University

• Check if any line in set

• Locate set

### Cache Read



## Example: Direct Mapped Cache (E = 1)

Direct mapped: One line per set Assume: cache block size 8 bytes



## Example: Direct Mapped Cache (E = 1)

Direct mapped: One line per set Assume: cache block size 8 bytes



## Example: Direct Mapped Cache (E = 1)

Direct mapped: One line per set Assume: cache block size 8 bytes



#### If tag doesn't match: old line is evicted and replaced

### **Direct-Mapped Cache Simulation**

t=1	s=2	b=1
X	xx	х

M=16 bytes (4-bit addresses), B=2 bytes/block, S=4 sets, E=1 Blocks/set

Address trace (reads, one byte per read):

0	[0 <u>00</u> 0 <sub>2</sub> ],	miss
1	[0 <u>00</u> 1 <sub>2</sub> ],	hit
7	[0 <u>11</u> 1 <sub>2</sub> ],	miss
8	[1 <u>00</u> 0 <sub>2</sub> ],	miss
0	[0 <u>00</u> 0 <sub>2</sub> ]	miss

	V	Tag	Block
Set 0	1	0	M[0-1]
Set 1			
Set 2			
Set 3	1	0	M[6-7]

## E-way Set Associative Cache (Here: E = 2)

E = 2: Two lines per set Assume: cache block size 8 bytes

Address of short int:



## E-way Set Associative Cache (Here: E = 2)

E = 2: Two lines per set

Assume: cache block size 8 bytes

Address of short int:



block offset

## E-way Set Associative Cache (Here: E = 2)

E = 2: Two lines per set

Assume: cache block size 8 bytes

Address of short int:



short int (2 Bytes) is here

#### No match:

- One line in set is selected for eviction and replacement
- Replacement policies: random, least recently used (LRU), ...

### **2-Way Set Associative Cache Simulation**

t=2	s=1	b=1
xx	х	x

M=16 byte addresses, B=2 bytes/block, S=2 sets, E=2 blocks/set

Address trace (reads, one byte per read):

0	[00 <u>0</u> 0 <sub>2</sub> ],	miss
1	[00 <u>0</u> 1 <sub>2</sub> ],	hit
7	[01 <u>1</u> 1 <sub>2</sub> ],	miss
8	[10 <u>0</u> 0 <sub>2</sub> ],	miss
0	[00 <u>0</u> 0 <sub>2</sub> ]	hit

	V	Tag	Block
Set 0	1	00	M[0-1]
	1	10	M[8-9]
Set 1	1	01	M[6-7]
	0		

## **Flexible Block Placement**

Direct-mapped: Each block can go to only location only n-way set associative: Each block can go to n locations inside a set Fully associative: Each block can go to any location



## **Flexible Block Placement**

Finding which set a block can reside in a set-associative cache

Block number module # sets in the cache

Finding the block

 Compare the tags of each block in a set against the address of the block we are looking for

## **Every Cache is a Set-Associative Cache**



### What about writes?

#### Multiple copies of data exist:

L1, L2, L3, Main Memory, Disk

#### What to do on a write-hit?

- Write-through (write immediately to memory)
- Write-back (defer write to memory until replacement of line)
  - Need a dirty bit (line different from memory or not)

#### What to do on a write-miss?

- Write-allocate (load into cache, update line in cache)
  - Good if more writes to the location follow
- No-write-allocate (writes straight to memory, does not load into cache)

### Typical

- Write-through + No-write-allocate
- Write-back + Write-allocate

## **Replacement Policy**

**Direct-mapped cache** 

- New block (A) arrives at location X in the cache
- Previously residing block at location X is B
- Replacement rule is simple: replace B with A
- A and B both cannot reside at location X (one has to make space for the other)

## **Replacement Policy**

2-way set associative

- New block (A) arrives at Set X
- B and C reside at Set X (2 way set-associative, so two blocks in one set)
- Replace either B or C with A (which one?)
- One possiblity is choose randomly
  - We need a more sophisticated rule than *random*
- Least Recently Used (LRU): Replace the least recently used block with A
- References: B, C, C, C, B, B,  $A \rightarrow$  Replace C with A
  - C is the least recently used, i.e., oldest access time (B has better temporal locality)

## **Replacement Policy**

Implementing LRU (2-way)

- Hit in way # 1 (set a per-set bit to 0)
- Hit in way # 2 (set a per-set bit to 1)
- Hit in way # 2 (set a per-set bit to 1)
- Miss in the set (The bit tells us block in way # 1 is the least recently used)

Try to implement LRU with 4-way

- Difficult to track age
- Pseudo-LRU and Bit-LRU are approximations used in practice
  - https://en.wikipedia.org/wiki/Pseudo-LRU

## **Intel Core i7 Cache Hierarchy**

#### **Processor package**



L1 i-cache and d-cache:

32 KB, 8-way, Access: 4 cycles

#### L2 unified cache:

256 KB, 8-way, Access: 10 cycles

#### L3 unified cache: 8 MB, 16-way, Access: 40-75 cycles

**Block size**: 64 bytes for all caches.

### **Cache Performance Metrics**

#### Miss Rate

- Fraction of memory references not found in cache (misses / accesses)
   = 1 hit rate
- Typical numbers (in percentages):
  - 3-10% for L1
  - can be quite small (e.g., < 1%) for L2, depending on size, etc.</li>

#### Hit Time

- Time to deliver a line in the cache to the processor
  - includes time to determine whether the line is in the cache
- Typical numbers:
  - 4 clock cycle for L1
  - 10 clock cycles for L2

#### Miss Penalty

- Additional time required because of a miss
  - typically 50-200 cycles for main memory (Trend: increasing!)

### Let's think about those numbers

#### Huge difference between a hit and a miss

Could be 100x, if just L1 and main memory

#### Would you believe 99% hits is twice as good as 97%?

- Consider: cache hit time of 1 cycle miss penalty of 100 cycles
- Average access time:
   97% hits: 1 cycle + 0.03 \* 100 cycles = 4 cycles
   99% hits: 1 cycle + 0.01 \* 100 cycles = 2 cycles

#### This is why "miss rate" is used instead of "hit rate"

## Writing Cache Friendly Code

#### Make the common case go fast

- Focus on the inner loops of the core functions
- Minimize the misses in the inner loops
  - Repeated references to variables are good (temporal locality)
  - Stride-1 reference patterns are good (spatial locality)

Key idea: Our qualitative notion of locality is quantified through our understanding of cache memories

### **Cache Summary**

Cache memories can have significant performance impact

#### You can write your programs to exploit this!

- Focus on the inner loops, where bulk of computations and memory accesses occur.
- Try to maximize spatial locality by reading data objects with sequentially with stride 1.
- Try to maximize temporal locality by using a data object as often as possible once it's read from memory.