## INTRODUCTION TO GPU ARCHITECTURE & PROGRAMMING

### COMP4300/8300 PARALLEL SYSTEMS

### PROF. JOHN TAYLOR

**APRIL 2024** 





# Logistics

Attendance to the Lab sessions is highly encouraged. Most of the practical aspects of the programming models are covered in the Labs.

Introduction to the key concepts of the CUDA Programming Model



#### The H100 Architecture

It's very, very parallel



Hopper architecture 132 SMs 64 warps/SM = 8,448 warps total 32 threads/warp = 270,336 threads total

#### 4-way superscalar

4-way \* 132 SMs = 528 active warps 4 warps \* 132 SMs = 33,792 live threads

For typical-size block of 256 threads 256 threads = 8 warps → max 8 blocks / SM 8 blocks \* 132 SMs = 1,056 concurrent blocks

- Programming for the GPU is not an extension of CPU programming
- > GPU hardware is changing rapidly, ever more *massive* parallelism
- You need to understand the scale of a problem that a GPU can address

Nvidia slides: Stephen Jones, How To Write A CUDA Program: The Ninja Edition [S62401]

### GPU and the CUDA Programming Model $\mathbf{C}$

Software	GPU	
Thread	CUDA Core	<i>Threads</i> are executed by cuda core. A <i>warp is 32 threads</i> that are executed simultaneously.
Thread Block	SM	Multiple warps can make up a thread block. Thread blocks are executed on a Streaming Multiprocessor. Several concurrent thread blocks can reside on one multiprocessor - limited by multiprocessor resources
Grid	Device	<b>A kernel</b> is launched as a grid of thread blocks
5	Madified from aria	rinal courson Maggie Zhang, Nuidia

Modified from original source: Maggie Zhang, Nvidia

#### There Are Many Types of Parallelism Patterns Output Derbadding Mandard Matthiessan Addit & Narm Freed Careword Addit & Narm Freed Careword Addit & Narm Freed Careword Careword Careword Careword Careword **Model Parallelism Tensor Parallelism Data Parallelism Task Parallelism** Divide data along Divide individual Divide independent Divide sequences of operations across dimensions across elements across workflows across processors processors processors processors

> There are lots of different types of parallelism that are referred to in the literature



#### But Really There Are Only Two Types of Parallelism Patterns



- > The reality for the GPU is that there are two fundamental types of parallelism
- Also referred too as fine- and coarse-grained parallelism



To achieve high performance on the GPU you need to address both types of parallelism
 If you address only one you will see only a fraction of the possible performance





> For a fixed problem size that fits in one GPU we do not get a 2x gain



- > A Wave is the ideal number of blocks that fills a GPU
- > Wave quantization is a key challenge





Most of the GPU will be idle when running A', Task B cannot start



Without planning, you may lose much more performance



- More waves can reduce the impact of wave quantization –
- original design assumption was for 100 waves
- The dramatic increase in the size of GPUs (the number of SMs) has reduced the number of waves for a fixed workload and increased the overhead

#### Ninjas Use Single-Wave Kernels

Don't map threads to data; map data to threads



- > Natural assumption is to map threads to data
- Correct mapping is the reverse data to threads
- Divide your tasks across 132 SMs

#### Ninjas Use Single-Wave Kernels

Don't map threads to data; map data to threads



> The consequence of poor mapping is that we have an imbalanced workload

#### Not a Silver Bullet



**Single-wave kernels are better in almost all cases than non-integer-wave** Similar to "grid-stride loop" pattern frquently taught for CUDA

#### But there are a number of problems which may prevent use:

- 1. Some algorithms require specific size of tiling
- 2. Must account for GPUs of different sizes (e.g. RTX-3090/80/70/60)
- 3. Increase in code complexity by having non-constant tile size
- 4. Load imbalance remains; may be no better than an extra partial wave

> The optimal programming approach is to produce single-wave kernels

- > This will not always be possible, watch out for load imbalance
- Bulk data parallelism will not typically achieve 100% efficiency



Data parallelism alone will rarely be sufficient to achieve top performance

Task parallelism will help, but it is harder to implement



Task A does not fill the GPU and Task B cannot run until A finishes

Task X is independent of Task A, so Task X can now fill the GPU



- CUDA streams concurrent execution
- Stream = A sequence of operations that execute in issue-order on the GPU
- CUDA operations from different streams may be interleaved



Throughput is faster with task parallelism



- Complex task parallelism can be represented in a CUDA graph
- A CUDA graph enables multiple GPU operations to be launched through a single CPU operation
- Build and launch CUDA graphs



Not all problems you may encounter can be divided into multiple independent tasks ...



> Pipeline parallelism allows you to create and take advantage of parallel tasks

#### Easy For Elementwise Programs

Programs never are entirely elementwise, but splitting the kernels which are will always win a little



> Always take advantage of elementwise kernels if they are greater than one wave



- Elementwise operations are a rare opportunity
- > Convolutions are an example where surrounding data is required



Pipeline parallelism by splitting tasks can lead to chained dependencies and undermine any performance gains



Avoid the dependencies by reducing the size of dependent tasks (B&C)
 Reducing the size of tasks increases the number of tasks



- > This approach also introduces redundant computation at the edges
- > The impact of redundant computation can be small as a few % over large arrays

### The Real Problem: All-to-All Algorithms

For example: sorting, fourier transforms, and unfortunately many other useful things



- > All to all algorithms require extensive communication and synchronization
- Memory usage and bandwidth can limit performance

#### All-to-All Algorithms Break Pipelining

I always end up with 100% redundant computation, so there's no point splitting the operation







- > The pipelining solution delivers no benefits in this case
- You will often be working with all-to-all algorithms

#### All-to-All Algorithms Break Pipelining

I can run until I hit an all-to-all operation, but then I need to sync across the whole workload



- > You may be able to break chunks of your problem into pipelines
- > All-to-all will act as a synchronization point

ŝ



- Model parallelism divides a model into separate tasks
- > The example is a multi-layer deep learning model



- > We can divide the model into seperate parts
- > This is a form of task parallelism for complex workflows



A simple split may not work well if you ignore dependencies between tasks
 In this example Task 3 will act as a bottleneck

#### Unbalanced Tasks Are Often Much Cheaper Than Over-Synchronization



Reducing synchronization can be more efficient that attempting to balance the task workload

- 24



Once you have identified a split that minimizes synchronization you can then further split based on that hierarchy



- A key goal when implementing model parallelism is to minimize inter-task synchronization ie Reduce waiting time and keep the GPU busy
- This applies to task parallelism in general



- > As with many compute architectures, GPU memory is a critical resource
- > The more tasks the less cache available, the more cache misses that undermine efficiency



A high cache hit rate produces the highest performing code

L2 cache has higher bandwidth and lower latency than HBM memory



- > Row-major finishes at the bottom
- > Task B will start again at the top left ....



When switching to Task B you will always generate a cache-miss with row-major kernels

#### Aside: Stop running all your kernels row-major from the top left Finishes here Instead, working B in reverse maximises hit rate Α L2 Cache (50MB) В С HBM Memory (80GB) В starts reading here As all blocks execute int blockId = gridDim.x - blockIdx.x - 1;

independently, the program still runs correctly

Running with B in reverse order will produce a cache hit (~10x faster)
 Managing cache effectively can deliver significant benefits

int data\_index = threadIdx.x + blockId \* blockDim.x;



- Identifying whether your program is bandwidth limited is essential to producing high performing code
- > For most problems that you encounter this will be the case
- Can we run our problem in L2 cache?

#### To Keep Data in Cache We Run Each Task in Series, NOT in Parallel



- Previous examples demonstrated how to split problems into smaller tasks
- Split the tasks into L2 cache-sized chunks
- Run each Task in series on the cache size chunk!

#### This is Known As "Tiling" Your Execution in Cache

You'll really want to design your program for this up-front



Running tasks in series is known as tiling e.g tile-based graphics rendering
 Choosing the optimal tiling size is crucial for achieving good performance

#### So We Can Task-Parallelise Our Task-Based Cache Tiling

This can get silly pretty fast...



- > Can take advantage of both task and data parallelism, all running in cache
- Programming complexity increases
- > Design from the start, refactoring to achieve this most likely will be hard

**Š** 

# The grid stride loop pattern in CUDA

The grid stride loop pattern is a technique used in CUDA programming to ensure that a kernel can efficiently process data arrays of any size

```
__global__ void saxpy(int n, float a, float *x, float *y) {
    for (int i = blockIdx.x * blockDim.x + threadIdx.x; i < n; i += blockDim.x * gridDim.x) {
        y[i] = a * x[i] + y[i];
    }
}
```

- In this example, each thread calculates its unique index in the array (`i = blockIdx.x \* blockDim.x + threadIdx.x`), and then processes the element at that index.
- The thread then increments its index by the total number of threads in the grid (`blockDim.x \* gridDim.x`), and processes the next element, repeating this process until all elements have been processed
- This pattern allows the kernel to handle data arrays of any size, even when the number of threads launched is less than the number of data elements.
- > It also makes your CUDA kernels more flexible and scalable

## **Optimization Workflow in CUDA**



### **Summary**



- > Programming a *streaming multiprocessor* is not an extension of CPU programming!
- Is a GPU required based on the scale of the task and the ability to expose parallelism?
- > Data and task parallelism concepts are the GPU fundamentals that you should master
- Seek to achieve wave quantization on the target GPU
- Task parallelism
- > All-to-all algorithms break task parallelism, use higher level model parallelism
- > Create a CUDA graph of complex model parallelism tasks, reduce dependencies
- > Avoid bandwidth limitations, tile execution in cache